


1/12



~~T2-30559
2-0E8~~

2/12




FIG. 2

3/12

OPERATIONS ON THE .L UNIT

31	29	28	27	23	22	18	17	13	12	11	0P	5	4	3	2	1	0
CREG	Z	DST		SCR2		SRC1/CST	X					1	1	0	S	P	FIG. 3A

OPERATIONS ON THE .M UNIT

31	29	28	27	23	22	18	17	13	12	11	0P	5	4	3	2	1	0
CREG	Z	DST		SCR2		SRC1/CST	X					1	0	0	0	0	FIG. 3B

OPERATIONS ON THE .D UNIT

31	29	28	27	23	22	18	17	13	12	0P	5	6	7	6	5	4	3	2	1	0
CREG	Z	DST		SCR2		SRC1/CST	X						Y	1	0	0	0	0	S	P

LOAD/STORE WITH 15-BIT OFFSET (ON THE .D UNIT)

31	29	28	27	23	22	18	17	13	12	0P	5	6	7	8	7	6	4	3	2	1	0
CREG	Z	DST/SRC			UCST15								Y	1	0	1	1	S	P	FIG. 3C	

LOAD/STORE 'BASER' + 'OFFSETR/CST' ON THE .D UNIT

31	29	28	27	23	22	18	17	13	12	9	8	7	6	4	3	2	1	0
CREG	Z	DST/SRC		BASE R	OFFSET R/UCST15	MODE	R	Y	LD/ST	0	1	S	P	3	4	5	5	FIG. 3E

4/12

OPERATIONS ON THE .S UNIT

31	29 28 27	23 22	18 17	13 12 11	6 5 4 3 2 1 0	
CREG	Z	DST	SRC2	SRC1/CST	X	OP

FIG. 3F

3	5	5	5	5	6
---	---	---	---	---	---

ADDK ON THE .S UNIT

31	29 28 27	23 22	CST		7 6 5 4 3 2 1 0
CREG	Z	DST			1 0 1 0 0 S P

FIG. 3G

3	5	5	5	5	16
---	---	---	---	---	----

BITFIELD OPERATIONS (IMMEDIATE FORMS) ON THE .S UNIT

31	29 28 27	23 22	18 17	13 12	8 7 6 5 4 3 2 1 0		
CREG	Z	DST	SRC2	CSTA	CSTB	OP	0 0 1 0 S P

FIG. 3H

3	5	5	5	5	2
---	---	---	---	---	---

MVK AND MVKH ON THE .S UNIT

31	29 28 27	23 22	DST		7 6 5 4 3 2 1 0
CREG	Z	DST			H 1 0 1 0 S P

FIG. 3I

3	5	5	5	5	16
---	---	---	---	---	----

BCOND DISP ON THE .S UNIT

31	29 28 27	CST		7 6 5 4 3 2 1 0
CREG	Z			0 0 1 0 0 S P

FIG. 3J

3	5	5	5	5	21
---	---	---	---	---	----

5/12




FIG. 4


6/12


OPERATIONS ON THE M UNIT

31	29	28	27	23	22	18	17	13	12	11	OP	7	6	5	4	3	2	1	0
CREC	Z	DSI		SCR2		SRC1	X	0				1	/	0	0	S	P		FIG. 5.


502 500 504 502 501 514 512 510 500 516

7/12





9/12






Fig 7A

11/12




FIG. 7B

12/12




Fig 8